								SHEET 1 O	<u>F 1</u>		
CITATION IN AN APPLICATION (PTO-1449)					ATTY. DOCKET NO. 61352-043	SERIAL NO. 10/657,799			<u> </u>		
					APPLICANT Takeshi TAKAGI	L					
		(PT	O-1449)		FILING DATE September 09, 200		ROUP 31 1				
				U.S. PATE	NT DOCUMENTS		-,·,·	 			
EXAMINER'S			Document Number	Publication Dat	Name of Patentee or Anni	icant of Cited	Pana	s, Columns, Lines, W	here		
INITIALS	CITE NO.	Number-Kind Codez (# known)		MM-DD-YYYY		Name of Patentee or Applicant of Cited Document		Relevant Passages or Relevant Figures Appear			
PU		US	6,040,610	03/21/2000	Noguchi et al		 				
		US									
		US									
		US									
		US									
		US									
·		US						<u> </u>			
		US									
		US									
		US									
		US					<u> </u>				
ļ	ļ	US		ļ							
		US					_	 			
	L	05		EODEICH D	ATENT DOCUMENTS						
EXAMINER'S	т	Fo.	reign Patent Document	Publication Date		Pages, Colu	mns Lines	Translation			
INITIALS	CITE NO.	Country Codes -Number 4 -Kind Codes (if known)		MM-DD-YYYY		Where Relevant Figures Appear					
	<u></u>	ـــــــ	ID Doort 010001	20/20/2024		ļ		Yes	No		
R		ļ	JP P2001-210831A EP 1 102 327 A2	08/03/2001 05/23/2001	MATSUSHITA ELECTRIC IND CO LTD MATSUSHITA ELECTRIC			(Japan w/English Abstract) X			
pc			EP 1 102 327 A2	05/23/2001	INDUSTRIAL CO., LTD			^			
pc			EP 0 921 575 A2	06/09/1999	MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.			X			
					nor, Title, Date, Pertinent Pages, 6	<u> </u>					
EXAMINER'S INITIALS					RS), title of the article (when appro age(s), volume-issue number(s), p						
P	CÎTÊ NO.		shed.	alog, etc.), date, p	ayets), volumeassus mumberts), f	JubilSher, City a	and/or counti	ly where			
X		TA			SiGe Channel Heterostructure Dy			T(HDTMOS)*,			
TAKAMIYA M. et al., "High Drive-Current Electrically Induced Body Dynamic Threshold SOI MOSFET (EIB-DTMOS) Large Body Effect and Low Threshold Voltage*, IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001. August, Vo											
				No.	.8, pages 1633 to 1640, full text	· · · · · · · · · · · · · · · · · · ·	·····				
		1			 						
		EX	AMINER			DATE CONS	DERED				
PHAT Y. CAO					10)	10/6/04					
					an with MDED 600. Draw line the	2000			dana d		

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

INFORMATION DISCLOSURE CITATION IN AN APPLICATION					ATTY. DOCKET NO. SERIAL NO.					
					APPLICANT Takeshi TAKAGI					
	((PT	O-1449)		FILING DATE September 09, 2003	OUP	UP			
				U.S. PATENT	DOCUMENTS					
EXAMINER'S			Document Number	Publication Date	Name of Patentee or Applicant of Cited		Pages, Columns, Lines, Where Relevant Passages or Relevant			
INITIALS	CITE NO.	Number-Kind Code2 (7 known)		MM-DD-YYYY	Document		Figures Appear			
		US					<u> </u>			
		US					 			
		US					1			
	<u> </u>	us								
		US				<u></u>				
		US					 			
		US			 		 			
		US	-						_	
		US								
		US								
		US			ļ. <u> </u>					
	<u> </u>	US	<u> </u>	FOREIGN PAT	ENT DOCUMENTS		1			
EXAMINER'S	Т	Fr	oreign Patent Document	Publication Date	Name of Patentee or	Pages, Colu		Translation	`	
INITIALS	CITE NO.		untry Codes -Number 4 -Kind Codes (if known)	MM-DD-YYYY	Applicant of Cited Document	Where Relevant Figures Appear		Von I No		
								Yes Japanese (w/	No	
PC			JP P2000-260991 A	09/22/2000	UNIV TOKYO			English Abstract)	ļ <u>.</u>	
									+	
		┼							+	
		+								
			OTHER A	ART (Including Author	r, Title, Date, Pertinent Pages, E	tc.)				
EXAMINER'S INITIALS	CITE NO.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.								
pc		То	Toshiro HIRAMOTO et al., "LOW POWER AND LOW VOLTAGE MOSFET'S WITH VARIABLE THRESHOLD VOLTAGE CONTROLLED BY BACK-BIAS", IEICE TRANS. ELECTRON., VOL. E83-C, NO. 2 February 2000,pp. 161-169							
Tadahiro KURODA et al., "A 0.9-V, 150-MHz, 10-mW, 4 mm", 2-D DISCRETE COSINE TRANSFORM CORE PROCESSOR WITH VARIABLE THRESHOLD-VOLTAGE (VT) SCHEME", IEEE Journal of Sold-State Circuits, Vol., 31, No. 11, November 1995, pp. 1770-1779										
	1	\perp								
			VAMINED			DATE CONS	IDERED			
.4.	.1.5. 7		XAMINER		10/6/0					
P	H74 /	<u> </u>	· CHO		with MPEP 609. Draw line thro		1:1-	manage and not con-	idorod	

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformal include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.